From patchwork Tue May 30 07:16:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ming Qian X-Patchwork-Id: 92222 X-Patchwork-Delegate: hverkuil@xs4all.nl Received: from vger.kernel.org ([23.128.96.18]) by www.linuxtv.org with esmtp (Exim 4.92) (envelope-from ) id 1q3tdf-00C2qF-TK; Tue, 30 May 2023 07:19:28 +0000 Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229895AbjE3HSz (ORCPT + 1 other); Tue, 30 May 2023 03:18:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50028 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230261AbjE3HSk (ORCPT ); Tue, 30 May 2023 03:18:40 -0400 Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2070.outbound.protection.outlook.com [40.107.247.70]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6AF491B4; Tue, 30 May 2023 00:17:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Ub3osgusWAuVSpepBCVvWLfMB2I+LJSsDVf/Y+sEg6+Ar7803/14UWm/j86LEUO9EvASt52iaKgyselk3qwAX2Vs4G+8Yl7XAYvP1kGeGF4IX3jeArhxfWU6RiN2lbW1PXntlNYK1LZAx1/HEw5Lt3FPyKlPkzYohWp72nwnwFuFG+nswoMjnL3hV0cqWKw9U5kHD+I6oFv8/ieDzxQmK3SbQFNLq9C/fRXr7ezojVRk4tDHT7ZMRO53JQynyFEipsvKLNTpIYfOf5g2SPWQD5KA8Q00CmgUrWES2PvHA+fvbn7vpB4b6WY5znRJEfhUak6oOnKMbMgut5mp37aO3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Di2BlG93WL6wVUOJsXBpvYUaQ3MX6fol2V7Wft25wQI=; b=XMs+FiV8FFiAW8IbrMwPwbwHlGvsreVO3hz1BTp+nvUvBe11CUmepYQyNDqoDtdsenyPCYVKCWlv584tKJ0YqurB+VUrnVu9XUTsly53eaQzQkbkBFjOFhKxbpvbjvoGUjY6CPc8PAD4YTAwEIh71MT8B+qpabqkTMI1cb7Lh95EaTYhAfTXXSiL+o7souxw+0zOBA1VGa+A3nSEEn7NToLm/r9PRy+IE87jUGzIk03/jxSWVrjPr3wL/Mdt6uxqWdWpPmPOIuP3QsA5EhJEnfzOINrFdupZJZecWp2sp09B7ViHylbmCRUMWDjNFuA5uN+7QVESbX2LisdZwmlI9w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Di2BlG93WL6wVUOJsXBpvYUaQ3MX6fol2V7Wft25wQI=; b=aaHJb4YBoGe8T7UzWiHJX2lfmD3Blaibo3RFCl17yZ+ivb+Jk2PcVQ9XItsLiCerzznBzl8mVjohQGNKVf9JPSteeqGSbhTVPvtQ1MXSW68H2rkVejrxqv3ksqQ/3m4EYC5aHEqzsikaa3/1vsoa0cn5JQT5oFdYiu+pqwNza/Q= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB6341.eurprd04.prod.outlook.com (2603:10a6:20b:d8::14) by DB9PR04MB8496.eurprd04.prod.outlook.com (2603:10a6:10:2c8::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6433.23; Tue, 30 May 2023 07:17:23 +0000 Received: from AM6PR04MB6341.eurprd04.prod.outlook.com ([fe80::79f2:2888:dbd7:ad6f]) by AM6PR04MB6341.eurprd04.prod.outlook.com ([fe80::79f2:2888:dbd7:ad6f%7]) with mapi id 15.20.6433.022; Tue, 30 May 2023 07:17:23 +0000 From: Ming Qian To: mchehab@kernel.org, mirela.rabulea@oss.nxp.com, hverkuil-cisco@xs4all.nl Cc: shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, xiahong.bao@nxp.com, linux-imx@nxp.com, linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/2] media: imx-jpeg: Support to assign slot for encoder/decoder Date: Tue, 30 May 2023 15:16:30 +0800 Message-Id: X-Mailer: git-send-email 2.38.1 X-ClientProxiedBy: SG2PR02CA0001.apcprd02.prod.outlook.com (2603:1096:3:17::13) To AM6PR04MB6341.eurprd04.prod.outlook.com (2603:10a6:20b:d8::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM6PR04MB6341:EE_|DB9PR04MB8496:EE_ X-MS-Office365-Filtering-Correlation-Id: c493b55d-dd3b-4d69-1393-08db60dde9e3 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 3X/JrQjlUtUWaKgutrdNLdr9DxcZh2kaDWdz9GQNIGeyVMvzX+CCxTFkJys4s52JCMbhvGwhDbdOSRZ6ic2LodHfq/LIlEjn5bMQflc4t1p6TQZKAY+NiB61aj7qjXIR+5oE0iK1ykAvqMkuXlkFAYTIaJ5dUpP9x5/pX55HyXoNwso4dYMJ8re7KDbXVJfWU2AYpIRY9nhtruWD7BW7vd7KbLaN1ZHf5Iv0THJCa9uUnxjgBgkP1TdVJMkbE5clOHBNhN+l8MrFKpHmJ8BeuO0D8vRMk7cFl3E1S9TqJe+PJgbZl/r89kDvIgX5C5exrtEhVDbKCwl2Nkjv8XTa71YZVMS+RukrUFbHKeIbPppYvJTkgTRrCedc8rOLJUf+eEkdNzoHZyog5/AE4jIHzqaND2nrejsibSoyJPzrMMZXzIIzy43Eksm2j6Uyo+TVJcxmws5QGm0Idp0bsJY9TywIhDm1aJo6wEpr2ejtG3YvgU444YJNcdWlca8vDLXqeV/bI+BQdqMZeTUElcohtLN68x7anBigPefznJeGrvXpH2Of1xIu9xYbLF+SGsTQWyGJiqlMDnuIlgzglQCPOvbE/K6HKwjOKBC+xTuIydpCN/AaQRc/Fmb2YT+suUBp X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR04MB6341.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(376002)(346002)(136003)(366004)(396003)(39860400002)(451199021)(4326008)(66946007)(66556008)(66476007)(86362001)(478600001)(5660300002)(41300700001)(6486002)(52116002)(8676002)(8936002)(7416002)(44832011)(6512007)(316002)(6666004)(26005)(6506007)(186003)(2616005)(83380400001)(2906002)(30864003)(36756003)(38100700002)(38350700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: AdecdLRaIbIE17Hcgxp6p0ec9xGtC5I7Sz07rnMwkNXBpoa653y4QjfFB1v1qfnGLab79dxNO4YY9lLzR5U7ClAX6i5NImPjesD6fpkG6ctsgTtZxh+6t78Jk4Sp826PRItT1Y6FRuNHbzHSsKuOZpCHtBR9g58eldYOdcVX8LYysK5/0X90cqPDTVfQoMKA4yYjeEzgw8zNDk/hyxwFsnwfuYfhivZJ3CqqEd8Cy/Wzhe71ZmqZkVt/+Z7BXY5GMOUI3B6JcLhntJcnyrOu6gnrZg7ae+/MdT6/Hp0WB0Bn5bMrWOLwvpb2Em1HKXDZ3BJCAY7u1Xx7pyM5GrYx1mIt3DwB3QbvWbzVkrby4fIRVa2BOwLl+p4ywQQyARRDCQ5V515xv9yYnFaBUuEcxYYe4B2UH9vRdD0/X3LaBQ1yQBdBLA95pN2BkBLHRgwrzjLpEmZctGPJuoPZ880DTi8lGgRfN1AiUFQT7LiBraUTM46mhWTcdL94/6wpWhR4sDsLbNhmdViG+Dszxojwrj9hoJUVyVVxk/dBkuJci1uoow3L+kiIMT0mxgJK0vXciIZe2HJzVKOyRn56Rn61hUzSh4NWhA5M93zcU5R6xCWOy+gZH7kolXiCD4AtLoLheDjsy0D3faDwxutovXQfHBd3cxOT96g7AbXDzs5OGe6Wqvyq0Xas6dxrJCuoTC8aQ4RoGmM3sO3Mhq+PIUsQZIGMCUjxloh7NhMfCxco2KZKY9fVWs6bgKtIHiUJTqapJvLyqdSIFLXFaXFg8OK69kkq5tqEq80Xw/wl5Tj4PKKZzpuitZ8nsxW7wCsuOsUhMA5k2mtHOmfKyxlmbPQbr0qkQeJs8YJKjL5cNalwmm60y0kymp9PvTqGaanpUnWO/2+ZIMQrdebGOx6d5o9Foae7mbg1HyepWeA/U3UY79U61dbkrtTxCoDONsDzmQ0yscONbvRgo8kAj8LligLly+o3d59lOBEN5pIURAS7TsG3Kh6+QI8HuEeDcsaP6qFOpIj7cOLtp0FiQwI44DG1DCp7gu6v2IXd4Ga3pRna6opW0i9303NYoIprSSQsv7vwDzo/ASfaJVmTSqauN4PAOMyLbAk+bohtPUouS863bcJg4j6mO2wDh9LEbTYpCazf87p+SXyAUMYMpQytUcLiHTis4pF1buT9U0FT9N8I1js2R7UcbECAAvyl3pGtVDn2hxuwriQejclg6jG9j4w7F/yE63gMHn2GmCuWZQER1rXuZpWrl2pH5aQHoL69Mz2qyIBRFf08bKvVStbqQt2mtYCCTzI3vQGui9YNwPmVrbyqxkJUqeFf+vU/gnc7586kVWWaRmXw9AXWNl0QeO3vmEnlRxlM5SH8zTmrGfJ27bEoplpXLA7GRmmz8jU58JjJEkbDQmFM50SoeZtFFSJl3EmCZ6Iz9EGjJpxb2layTAJRjmG1W+cthoeoj4F4O3Joa3Oi7GRLA4rjHXZtoMdoeptPrjtJXesU+hPdmMoimKIBgyVK62ub+46D9V+F2uL1tAE9zgzs7Gqc74twQuo0CRf7GY515+WkC+OBBzvhuXYpCSRcOOZq5rcZPp7jioU7 X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: c493b55d-dd3b-4d69-1393-08db60dde9e3 X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB6341.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 May 2023 07:17:23.4833 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: XRDFjouxtmmAs/jvlpBp8ewE+qDf1YQcgdbrex/9S3YgtPaYvwkMYAF5JxhOY+ejsdJ8vj7Kmpmt30qtyu1dag== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB8496 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-media@vger.kernel.org X-LSpam-Score: -4.8 (----) X-LSpam-Report: No, score=-4.8 required=5.0 tests=BAYES_00=-1.9,DKIM_SIGNED=0.1,DKIM_VALID=-0.1,DKIM_VALID_AU=-0.1,HEADER_FROM_DIFFERENT_DOMAINS=0.5,MAILING_LIST_MULTI=-1,RCVD_IN_DNSWL_MED=-2.3 autolearn=ham autolearn_force=no imx jpeg encoder and decoder support 4 slots each, aim to support some virtualization scenarios. driver should only enable one slot one time. but due to some hardware issue, only slot 0 can be enabled in imx8q platform, and they may be fixed in imx9 platform. Signed-off-by: Ming Qian --- .../media/platform/nxp/imx-jpeg/mxc-jpeg-hw.h | 1 - .../media/platform/nxp/imx-jpeg/mxc-jpeg.c | 135 +++++++++--------- .../media/platform/nxp/imx-jpeg/mxc-jpeg.h | 5 +- 3 files changed, 68 insertions(+), 73 deletions(-) base-commit: a23a3041c733e068bed5ece88acb45fe0edf0413 diff --git a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg-hw.h b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg-hw.h index ed15ea348f97..a2b4fb9e29e7 100644 --- a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg-hw.h +++ b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg-hw.h @@ -58,7 +58,6 @@ #define CAST_OFBSIZE_LO CAST_STATUS18 #define CAST_OFBSIZE_HI CAST_STATUS19 -#define MXC_MAX_SLOTS 1 /* TODO use all 4 slots*/ /* JPEG-Decoder Wrapper Slot Registers 0..3 */ #define SLOT_BASE 0x10000 #define SLOT_STATUS 0x0 diff --git a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.c b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.c index c0e49be42450..9512c0a61966 100644 --- a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.c +++ b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.c @@ -745,87 +745,77 @@ static void notify_src_chg(struct mxc_jpeg_ctx *ctx) v4l2_event_queue_fh(&ctx->fh, &ev); } -static int mxc_get_free_slot(struct mxc_jpeg_slot_data slot_data[], int n) +static int mxc_get_free_slot(struct mxc_jpeg_slot_data *slot_data) { - int free_slot = 0; - - while (slot_data[free_slot].used && free_slot < n) - free_slot++; - - return free_slot; /* >=n when there are no more free slots */ + if (!slot_data->used) + return slot_data->slot; + return -1; } -static bool mxc_jpeg_alloc_slot_data(struct mxc_jpeg_dev *jpeg, - unsigned int slot) +static bool mxc_jpeg_alloc_slot_data(struct mxc_jpeg_dev *jpeg) { struct mxc_jpeg_desc *desc; struct mxc_jpeg_desc *cfg_desc; void *cfg_stm; - if (jpeg->slot_data[slot].desc) + if (jpeg->slot_data.desc) goto skip_alloc; /* already allocated, reuse it */ /* allocate descriptor for decoding/encoding phase */ desc = dma_alloc_coherent(jpeg->dev, sizeof(struct mxc_jpeg_desc), - &jpeg->slot_data[slot].desc_handle, + &jpeg->slot_data.desc_handle, GFP_ATOMIC); if (!desc) goto err; - jpeg->slot_data[slot].desc = desc; + jpeg->slot_data.desc = desc; /* allocate descriptor for configuration phase (encoder only) */ cfg_desc = dma_alloc_coherent(jpeg->dev, sizeof(struct mxc_jpeg_desc), - &jpeg->slot_data[slot].cfg_desc_handle, + &jpeg->slot_data.cfg_desc_handle, GFP_ATOMIC); if (!cfg_desc) goto err; - jpeg->slot_data[slot].cfg_desc = cfg_desc; + jpeg->slot_data.cfg_desc = cfg_desc; /* allocate configuration stream */ cfg_stm = dma_alloc_coherent(jpeg->dev, MXC_JPEG_MAX_CFG_STREAM, - &jpeg->slot_data[slot].cfg_stream_handle, + &jpeg->slot_data.cfg_stream_handle, GFP_ATOMIC); if (!cfg_stm) goto err; - jpeg->slot_data[slot].cfg_stream_vaddr = cfg_stm; + jpeg->slot_data.cfg_stream_vaddr = cfg_stm; skip_alloc: - jpeg->slot_data[slot].used = true; + jpeg->slot_data.used = true; return true; err: - dev_err(jpeg->dev, "Could not allocate descriptors for slot %d", slot); + dev_err(jpeg->dev, "Could not allocate descriptors for slot %d", jpeg->slot_data.slot); return false; } -static void mxc_jpeg_free_slot_data(struct mxc_jpeg_dev *jpeg, - unsigned int slot) +static void mxc_jpeg_free_slot_data(struct mxc_jpeg_dev *jpeg) { - if (slot >= MXC_MAX_SLOTS) { - dev_err(jpeg->dev, "Invalid slot %d, nothing to free.", slot); - return; - } - /* free descriptor for decoding/encoding phase */ dma_free_coherent(jpeg->dev, sizeof(struct mxc_jpeg_desc), - jpeg->slot_data[slot].desc, - jpeg->slot_data[slot].desc_handle); + jpeg->slot_data.desc, + jpeg->slot_data.desc_handle); /* free descriptor for encoder configuration phase / decoder DHT */ dma_free_coherent(jpeg->dev, sizeof(struct mxc_jpeg_desc), - jpeg->slot_data[slot].cfg_desc, - jpeg->slot_data[slot].cfg_desc_handle); + jpeg->slot_data.cfg_desc, + jpeg->slot_data.cfg_desc_handle); /* free configuration stream */ dma_free_coherent(jpeg->dev, MXC_JPEG_MAX_CFG_STREAM, - jpeg->slot_data[slot].cfg_stream_vaddr, - jpeg->slot_data[slot].cfg_stream_handle); + jpeg->slot_data.cfg_stream_vaddr, + jpeg->slot_data.cfg_stream_handle); - jpeg->slot_data[slot].used = false; + jpeg->slot_data.used = false; } static void mxc_jpeg_check_and_set_last_buffer(struct mxc_jpeg_ctx *ctx, @@ -855,7 +845,7 @@ static void mxc_jpeg_job_finish(struct mxc_jpeg_ctx *ctx, enum vb2_buffer_state v4l2_m2m_buf_done(dst_buf, state); mxc_jpeg_disable_irq(reg, ctx->slot); - ctx->mxc_jpeg->slot_data[ctx->slot].used = false; + jpeg->slot_data.used = false; if (reset) mxc_jpeg_sw_reset(reg); } @@ -919,7 +909,7 @@ static irqreturn_t mxc_jpeg_dec_irq(int irq, void *priv) goto job_unlock; } - if (!jpeg->slot_data[slot].used) + if (!jpeg->slot_data.used) goto job_unlock; dec_ret = readl(reg + MXC_SLOT_OFFSET(slot, SLOT_STATUS)); @@ -1179,13 +1169,13 @@ static void mxc_jpeg_config_dec_desc(struct vb2_buffer *out_buf, struct mxc_jpeg_dev *jpeg = ctx->mxc_jpeg; void __iomem *reg = jpeg->base_reg; unsigned int slot = ctx->slot; - struct mxc_jpeg_desc *desc = jpeg->slot_data[slot].desc; - struct mxc_jpeg_desc *cfg_desc = jpeg->slot_data[slot].cfg_desc; - dma_addr_t desc_handle = jpeg->slot_data[slot].desc_handle; - dma_addr_t cfg_desc_handle = jpeg->slot_data[slot].cfg_desc_handle; - dma_addr_t cfg_stream_handle = jpeg->slot_data[slot].cfg_stream_handle; - unsigned int *cfg_size = &jpeg->slot_data[slot].cfg_stream_size; - void *cfg_stream_vaddr = jpeg->slot_data[slot].cfg_stream_vaddr; + struct mxc_jpeg_desc *desc = jpeg->slot_data.desc; + struct mxc_jpeg_desc *cfg_desc = jpeg->slot_data.cfg_desc; + dma_addr_t desc_handle = jpeg->slot_data.desc_handle; + dma_addr_t cfg_desc_handle = jpeg->slot_data.cfg_desc_handle; + dma_addr_t cfg_stream_handle = jpeg->slot_data.cfg_stream_handle; + unsigned int *cfg_size = &jpeg->slot_data.cfg_stream_size; + void *cfg_stream_vaddr = jpeg->slot_data.cfg_stream_vaddr; struct mxc_jpeg_src_buf *jpeg_src_buf; jpeg_src_buf = vb2_to_mxc_buf(src_buf); @@ -1245,18 +1235,18 @@ static void mxc_jpeg_config_enc_desc(struct vb2_buffer *out_buf, struct mxc_jpeg_dev *jpeg = ctx->mxc_jpeg; void __iomem *reg = jpeg->base_reg; unsigned int slot = ctx->slot; - struct mxc_jpeg_desc *desc = jpeg->slot_data[slot].desc; - struct mxc_jpeg_desc *cfg_desc = jpeg->slot_data[slot].cfg_desc; - dma_addr_t desc_handle = jpeg->slot_data[slot].desc_handle; - dma_addr_t cfg_desc_handle = jpeg->slot_data[slot].cfg_desc_handle; - void *cfg_stream_vaddr = jpeg->slot_data[slot].cfg_stream_vaddr; + struct mxc_jpeg_desc *desc = jpeg->slot_data.desc; + struct mxc_jpeg_desc *cfg_desc = jpeg->slot_data.cfg_desc; + dma_addr_t desc_handle = jpeg->slot_data.desc_handle; + dma_addr_t cfg_desc_handle = jpeg->slot_data.cfg_desc_handle; + void *cfg_stream_vaddr = jpeg->slot_data.cfg_stream_vaddr; struct mxc_jpeg_q_data *q_data; enum mxc_jpeg_image_format img_fmt; int w, h; q_data = mxc_jpeg_get_q_data(ctx, src_buf->vb2_queue->type); - jpeg->slot_data[slot].cfg_stream_size = + jpeg->slot_data.cfg_stream_size = mxc_jpeg_setup_cfg_stream(cfg_stream_vaddr, q_data->fmt->fourcc, q_data->crop.width, @@ -1265,7 +1255,7 @@ static void mxc_jpeg_config_enc_desc(struct vb2_buffer *out_buf, /* chain the config descriptor with the encoding descriptor */ cfg_desc->next_descpt_ptr = desc_handle | MXC_NXT_DESCPT_EN; - cfg_desc->buf_base0 = jpeg->slot_data[slot].cfg_stream_handle; + cfg_desc->buf_base0 = jpeg->slot_data.cfg_stream_handle; cfg_desc->buf_base1 = 0; cfg_desc->line_pitch = 0; cfg_desc->stm_bufbase = 0; /* no output expected */ @@ -1408,7 +1398,7 @@ static void mxc_jpeg_device_run_timeout(struct work_struct *work) unsigned long flags; spin_lock_irqsave(&ctx->mxc_jpeg->hw_lock, flags); - if (ctx->slot < MXC_MAX_SLOTS && ctx->mxc_jpeg->slot_data[ctx->slot].used) { + if (ctx->mxc_jpeg->slot_data.used) { dev_warn(jpeg->dev, "%s timeout, cancel it\n", ctx->mxc_jpeg->mode == MXC_JPEG_DECODE ? "decode" : "encode"); mxc_jpeg_job_finish(ctx, VB2_BUF_STATE_ERROR, true); @@ -1476,12 +1466,12 @@ static void mxc_jpeg_device_run(void *priv) mxc_jpeg_enable(reg); mxc_jpeg_set_l_endian(reg, 1); - ctx->slot = mxc_get_free_slot(jpeg->slot_data, MXC_MAX_SLOTS); - if (ctx->slot >= MXC_MAX_SLOTS) { + ctx->slot = mxc_get_free_slot(&jpeg->slot_data); + if (ctx->slot < 0) { dev_err(dev, "No more free slots\n"); goto end; } - if (!mxc_jpeg_alloc_slot_data(jpeg, ctx->slot)) { + if (!mxc_jpeg_alloc_slot_data(jpeg)) { dev_err(dev, "Cannot allocate slot data\n"); goto end; } @@ -2101,7 +2091,7 @@ static int mxc_jpeg_open(struct file *file) } ctx->fh.ctrl_handler = &ctx->ctrl_handler; mxc_jpeg_set_default_params(ctx); - ctx->slot = MXC_MAX_SLOTS; /* slot not allocated yet */ + ctx->slot = -1; /* slot not allocated yet */ INIT_DELAYED_WORK(&ctx->task_timer, mxc_jpeg_device_run_timeout); if (mxc_jpeg->mode == MXC_JPEG_DECODE) @@ -2677,6 +2667,11 @@ static int mxc_jpeg_attach_pm_domains(struct mxc_jpeg_dev *jpeg) dev_err(dev, "No power domains defined for jpeg node\n"); return jpeg->num_domains; } + if (jpeg->num_domains == 1) { + /* genpd_dev_pm_attach() attach automatically if power domains count is 1 */ + jpeg->num_domains = 0; + return 0; + } jpeg->pd_dev = devm_kmalloc_array(dev, jpeg->num_domains, sizeof(*jpeg->pd_dev), GFP_KERNEL); @@ -2718,7 +2713,6 @@ static int mxc_jpeg_probe(struct platform_device *pdev) int ret; int mode; const struct of_device_id *of_id; - unsigned int slot; of_id = of_match_node(mxc_jpeg_match, dev->of_node); if (!of_id) @@ -2742,19 +2736,22 @@ static int mxc_jpeg_probe(struct platform_device *pdev) if (IS_ERR(jpeg->base_reg)) return PTR_ERR(jpeg->base_reg); - for (slot = 0; slot < MXC_MAX_SLOTS; slot++) { - dec_irq = platform_get_irq(pdev, slot); - if (dec_irq < 0) { - ret = dec_irq; - goto err_irq; - } - ret = devm_request_irq(&pdev->dev, dec_irq, mxc_jpeg_dec_irq, - 0, pdev->name, jpeg); - if (ret) { - dev_err(&pdev->dev, "Failed to request irq %d (%d)\n", - dec_irq, ret); - goto err_irq; - } + ret = of_property_read_u32_index(pdev->dev.of_node, "slot", 0, &jpeg->slot_data.slot); + if (ret) + jpeg->slot_data.slot = 0; + dev_info(&pdev->dev, "choose slot %d\n", jpeg->slot_data.slot); + dec_irq = platform_get_irq(pdev, 0); + if (dec_irq < 0) { + dev_err(&pdev->dev, "Failed to get irq %d\n", dec_irq); + ret = dec_irq; + goto err_irq; + } + ret = devm_request_irq(&pdev->dev, dec_irq, mxc_jpeg_dec_irq, + 0, pdev->name, jpeg); + if (ret) { + dev_err(&pdev->dev, "Failed to request irq %d (%d)\n", + dec_irq, ret); + goto err_irq; } jpeg->pdev = pdev; @@ -2914,11 +2911,9 @@ static const struct dev_pm_ops mxc_jpeg_pm_ops = { static void mxc_jpeg_remove(struct platform_device *pdev) { - unsigned int slot; struct mxc_jpeg_dev *jpeg = platform_get_drvdata(pdev); - for (slot = 0; slot < MXC_MAX_SLOTS; slot++) - mxc_jpeg_free_slot_data(jpeg, slot); + mxc_jpeg_free_slot_data(jpeg); pm_runtime_disable(&pdev->dev); video_unregister_device(jpeg->dec_vdev); diff --git a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.h b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.h index 87157db78082..d80e94cc9d99 100644 --- a/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.h +++ b/drivers/media/platform/nxp/imx-jpeg/mxc-jpeg.h @@ -97,7 +97,7 @@ struct mxc_jpeg_ctx { struct mxc_jpeg_q_data cap_q; struct v4l2_fh fh; enum mxc_jpeg_enc_state enc_state; - unsigned int slot; + int slot; unsigned int source_change; bool header_parsed; struct v4l2_ctrl_handler ctrl_handler; @@ -106,6 +106,7 @@ struct mxc_jpeg_ctx { }; struct mxc_jpeg_slot_data { + int slot; bool used; struct mxc_jpeg_desc *desc; // enc/dec descriptor struct mxc_jpeg_desc *cfg_desc; // configuration descriptor @@ -128,7 +129,7 @@ struct mxc_jpeg_dev { struct v4l2_device v4l2_dev; struct v4l2_m2m_dev *m2m_dev; struct video_device *dec_vdev; - struct mxc_jpeg_slot_data slot_data[MXC_MAX_SLOTS]; + struct mxc_jpeg_slot_data slot_data; int num_domains; struct device **pd_dev; struct device_link **pd_link; From patchwork Tue May 30 07:16:31 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ming Qian X-Patchwork-Id: 92223 X-Patchwork-Delegate: hverkuil@xs4all.nl Received: from vger.kernel.org ([23.128.96.18]) by www.linuxtv.org with esmtp (Exim 4.92) (envelope-from ) id 1q3tdh-00C2qF-FQ; Tue, 30 May 2023 07:19:29 +0000 Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230128AbjE3HS6 (ORCPT + 1 other); Tue, 30 May 2023 03:18:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50068 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230329AbjE3HSq (ORCPT ); Tue, 30 May 2023 03:18:46 -0400 Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2074.outbound.protection.outlook.com [40.107.20.74]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6918090; Tue, 30 May 2023 00:18:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Uy19LsoI//d94LT0wjD5pF/CVo54yelbUEsZp/DSJedTLYNpmUXEI1FFqmAytTLOmJQ4BTli5SuwfmY3JR/Ms1jjgBHKGgApWjz1KmJvPhgrWjBWLOACbyV4jlcsEGuozd6I9ol5J3KkTGOKZGiUckNRktBvf8WUhVl65TQqxNqn5vwQZRwFR9HjCUgjPKupYRsxfuKzw1HLOtuQJXtBJbtVnocRK1uBsL8MGW1hjdhVl/K+UtwOE5u51JvyVqS7vJcceI1APGlu/7jBSBx/UngInNlHk5Xmq1gFEijSirK7f2nb7biidmogs6tI5GPeQCWhfY1wT7UmhbAb+C3Yaw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8bEuT3Akp62ZfYHy6luVNNKX9T0bttqvL2nGd1nvaRw=; b=Ls6sRgk9sNi5kFyp+D+KrXvZ1i1qzMw9N80aFqQDPCMJnTjS9vWVkeQN8ane5ULpSgKZDN3fDtdNfeXYAPazJ4N3Q/SmOlazrSShli3/irF2j6dF9Z5OBCDNKRTlpT5pNToukklCilJ4Gp9+nDFfHW8FPpEQwU82KniRwl4GqUcn1+ilsxqpKWOu8WBegx/ZJANfIjUYYyfvFczQz2R9qjMYlVq2gezP4fXV6qeFCFAC6M63WE2X2s00v1y/dofyF00PpOqRJEmYuLZum1urgg9isiEtxF/uo0B7dNPsckYyQT2iZjcTvQVm0U78Igl4h7ZTEY5peuaWFX9gWCly7g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nxp.com; dmarc=pass action=none header.from=nxp.com; dkim=pass header.d=nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8bEuT3Akp62ZfYHy6luVNNKX9T0bttqvL2nGd1nvaRw=; b=oDvIihwmAN4zBagv4Fr/v+hagi2AZ4hsasyFVoRnmnNsmpgg1Sb6my6gzKIxBKoKwzLa8uUu7cb2XKmol5oxKEQ01jgR3+yoXUYWlmy2RCPBUv9uKef51aK9rIIXdUbtQMttXnNYT94j6cswTa2AkY/huKtrT8YfILmEm9MNHE4= Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nxp.com; Received: from AM6PR04MB6341.eurprd04.prod.outlook.com (2603:10a6:20b:d8::14) by DB9PR04MB8496.eurprd04.prod.outlook.com (2603:10a6:10:2c8::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6433.23; Tue, 30 May 2023 07:17:27 +0000 Received: from AM6PR04MB6341.eurprd04.prod.outlook.com ([fe80::79f2:2888:dbd7:ad6f]) by AM6PR04MB6341.eurprd04.prod.outlook.com ([fe80::79f2:2888:dbd7:ad6f%7]) with mapi id 15.20.6433.022; Tue, 30 May 2023 07:17:27 +0000 From: Ming Qian To: mchehab@kernel.org, mirela.rabulea@oss.nxp.com, hverkuil-cisco@xs4all.nl Cc: shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, xiahong.bao@nxp.com, linux-imx@nxp.com, linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 2/2] arm64: dts: imx8-ss-img: Assign slot for imx jpeg encoder/decoder Date: Tue, 30 May 2023 15:16:31 +0800 Message-Id: <982f26f268822a5f4e43847f15b1c40f6ff537d8.1685430841.git.ming.qian@nxp.com> X-Mailer: git-send-email 2.38.1 In-Reply-To: References: X-ClientProxiedBy: SG2PR02CA0001.apcprd02.prod.outlook.com (2603:1096:3:17::13) To AM6PR04MB6341.eurprd04.prod.outlook.com (2603:10a6:20b:d8::14) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM6PR04MB6341:EE_|DB9PR04MB8496:EE_ X-MS-Office365-Filtering-Correlation-Id: 177cdc34-929a-4116-ffd9-08db60ddec61 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: S1q2Xj5zvHbzHqUQw1LQvGSP6l2R3at2jYHCQzEN1foEowlGwIWyJWEZqlsKRZGxki+VNbBFmXGxoFAnCF4jrH05AAZRg4IdWLqR+wly/eJ3lcLkczqrfPNL0t2swkjNH77xGQ7eAVkX7lPxH39e3HmwCPxd02NEvYR3xCKsBFsrCqRKdq8NuGqvquLoPs1C/sLw8N6c5ExYCzIkOsYqR61vBj2qMt/stQQ24vcYTBLHYKFNqu4yqm+9AKNuqxgtFONeeJshouCTuTfF37FmVXzXY/uZ+hzQ0UR7w2duNaKNFqPuWyEyYRPwOn81sY+MEzbO94iDgCSxUgILlijD9xIIDML06IPCltDcdOq/hoW4PMa2GPuMlpOCcxPHHVF4kdc0/Khj86Zc0yAb9k4Qbzk7HWq9ynV1UTuTMUprTQuzLfazIeSGpY6FA8ddrZ+UuTuzvIOyfxvcXKyyYax8n8MhFvhY92Fr2aHS6HM8pf6FxdR/wM/r3vyP+yl7suKY/lroKI0U51lgDl2YEz8V5/csGlVz7xQ0vKTDJMm46/IXSMBjFEYd4aILgxeTNweZSZfEAeAHMePCs3RjJlI+k8+6DUEHpNjDmpz45kqtxqJUNTFt0zPeFru4OLJO6phN X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AM6PR04MB6341.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(376002)(346002)(136003)(366004)(396003)(39860400002)(451199021)(4326008)(66946007)(66556008)(66476007)(86362001)(478600001)(5660300002)(41300700001)(6486002)(52116002)(8676002)(8936002)(7416002)(44832011)(6512007)(316002)(6666004)(26005)(6506007)(186003)(2616005)(83380400001)(2906002)(36756003)(38100700002)(38350700002);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: oko9lWj6Q/UbcvTxjpCOpKUN3dHjB+6SgofRqFkh/nMSsNaSOq7Lb4p3rdbobDhF2BVytrAGmrg6iyUA5FQ4pfMyK1FDsyrdC2X1oebjuLIFIi/jS1mlauOA5YVzGjssjtqiYN1es/xsZl94xv3JTCDpTeXqhrjtvn7Z6YcP/I/QVtgxgwD3dULndxpM3TZgNlGVyBibSxCbRHEyTbxubeire1XhTmJE+dcFa+t1vsdYmIfc+Bjq87x0LHKsvAtFVs73lP3d1J9qTXJk+3eXIXRmaJhcxUtkra2HQ1Hp+Kpwg5vnFwHIlLonhvSYa+xrpnMGUPug3RBYcSpO/zh4Hi5k/GoRdbkaVIVUiCYv9G5OiPf9g17j3Qi1iLevJAVftpx0KWEPzC6NIGFzTGXDkJ5mS2D0hXFl4IgoGsI7Jtd0dtlBPMho5tX9eWiizzLcYcHYeHmJxA6yxEflgKfNAZN7ecKFAWEKcI4wpPJmw4hQCTaV/hjCNDiBLOrNIqANnHJSz+klZjI7qOK9ZK39IXNunxWfsJqECRqEOGHyYut6ySz9QOq3SXOh6G1psGmqxTACLCg2wDFtp+9sL/0YPRBIelGvA19XlS6fcRAm9GSqM98YY2nDwlAQCAnvsTGy5KqtSY2n8q8MGCniT6Mxk6QiHL8I65eDQNy7yyJc7nW//6PbUInnyxG1T4FcjovKuS4lUmpqsdxyFNT7Nk3HkEDnTRZ6yb7Y/Qphb+MdaZBxg0vnyZUVNEp7ShlobgfL96hEOtJqf0moMRjI2OLfOBrZ5zaGoul8AP+8qBuBXhps2IwPkUAkDkc2CTHADjDpnO3Czh56SCu0G8qeHx+YnHnc9eLRdz5eWEIG2WMXnLd4RjXlzltIxP0BxcNszeFF426E34/VGZ/8yA3fbMUjuwb+IZpMdQVPEf77Jse8pVr1msA/pVCFiqMGNEcbcfsIbcuW2TgMmzzMrEG1LJBjQ/n7gHKFiOUCr/zXr8ZKkicndF6SvJ1n6Ti5cYAykBO+ztXvAexSE3efe1vUOly38lzD8C2FdnFUmK+eeqKZ7n32DZY6RpNNDqiwa9kvSaN+K1ZrNRlf5V7HEMIa9RD+IzzzyKqasgiJAYr2H+1vyZX7ZHiJ+tpI2mXtGYaPw4imL8Ft+pT/ABkvZQvJk4RqhFDv4RNmWC5kmqWODdrPKDN8QSIPv56jPELEzlYm5oMSkwp+m3/a8OMtE90k7u3MLiMpwgcdUNRM1khm+fGTN2X6lykP1lB2xhKzdVW3ZqGEzUjSkriphLptmVXUrlpkOOzIEeyvQUn46YoIOGuDfZiQJU37DktGTdBPq+TxqD6xnSls0kj/IV90DotUq6KsjYYKKkPubyC93JtNqr5KKw3+0z2msEBER1VXJNugSKsE3SVCFBTIm/CvWnrI3rOfzfXwVz9guWwahjRVS/Ib9DBMQhOLs4hO5EZavet1PAZ3ikAS/pwEg8THoFGHM3PZmfisFAqBu3QXOUlYMGQzUrGxhk6Iezo8MxInPiXGSIrY+gFYX90bdDTerQrcN2+8Po+ShhLjTcWpjm35SUMvDJuP5tkw+XwpSoNB8lb/mCe+ X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 177cdc34-929a-4116-ffd9-08db60ddec61 X-MS-Exchange-CrossTenant-AuthSource: AM6PR04MB6341.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 May 2023 07:17:27.4746 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: Ptey3WVae1D5A7vvDYDvgU/3o+oYeinyTdgRKHVCYpBJEc2jQ7jngI4iuY/AYc9BgVvKDZYOttrLX+T+DFmnYw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR04MB8496 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-media@vger.kernel.org X-LSpam-Score: -4.8 (----) X-LSpam-Report: No, score=-4.8 required=5.0 tests=BAYES_00=-1.9,DKIM_SIGNED=0.1,DKIM_VALID=-0.1,DKIM_VALID_AU=-0.1,HEADER_FROM_DIFFERENT_DOMAINS=0.5,MAILING_LIST_MULTI=-1,RCVD_IN_DNSWL_MED=-2.3 autolearn=ham autolearn_force=no assign a single slot, configure interrupt and power domain only for 1 slot, not for the all 4 slots. Signed-off-by: Ming Qian --- .../arm64/boot/dts/freescale/imx8-ss-img.dtsi | 22 +++++-------------- 1 file changed, 6 insertions(+), 16 deletions(-) diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi index a90654155a88..176dcce24b64 100644 --- a/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8-ss-img.dtsi @@ -18,10 +18,7 @@ img_ipg_clk: clock-img-ipg { jpegdec: jpegdec@58400000 { reg = <0x58400000 0x00050000>; - interrupts = , - , - , - ; + interrupts = ; clocks = <&img_jpeg_dec_lpcg IMX_LPCG_CLK_0>, <&img_jpeg_dec_lpcg IMX_LPCG_CLK_4>; clock-names = "per", "ipg"; @@ -29,18 +26,13 @@ jpegdec: jpegdec@58400000 { <&img_jpeg_dec_lpcg IMX_LPCG_CLK_4>; assigned-clock-rates = <200000000>, <200000000>; power-domains = <&pd IMX_SC_R_MJPEG_DEC_MP>, - <&pd IMX_SC_R_MJPEG_DEC_S0>, - <&pd IMX_SC_R_MJPEG_DEC_S1>, - <&pd IMX_SC_R_MJPEG_DEC_S2>, - <&pd IMX_SC_R_MJPEG_DEC_S3>; + <&pd IMX_SC_R_MJPEG_DEC_S0>; + slot = <0>; }; jpegenc: jpegenc@58450000 { reg = <0x58450000 0x00050000>; - interrupts = , - , - , - ; + interrupts = ; clocks = <&img_jpeg_enc_lpcg IMX_LPCG_CLK_0>, <&img_jpeg_enc_lpcg IMX_LPCG_CLK_4>; clock-names = "per", "ipg"; @@ -48,10 +40,8 @@ jpegenc: jpegenc@58450000 { <&img_jpeg_enc_lpcg IMX_LPCG_CLK_4>; assigned-clock-rates = <200000000>, <200000000>; power-domains = <&pd IMX_SC_R_MJPEG_ENC_MP>, - <&pd IMX_SC_R_MJPEG_ENC_S0>, - <&pd IMX_SC_R_MJPEG_ENC_S1>, - <&pd IMX_SC_R_MJPEG_ENC_S2>, - <&pd IMX_SC_R_MJPEG_ENC_S3>; + <&pd IMX_SC_R_MJPEG_ENC_S0>; + slot = <0>; }; img_jpeg_dec_lpcg: clock-controller@585d0000 {